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Frequency Power Converters.
The development trend of power converters motivates the pursuit with high den-
sity, high efficiency, and low cost. Increasing the frequency can improve the power
density and lead to small passive elements and a fast dynamic response. Each one of
these power converters must be driven by a gate-drive circuit to operate efficiently.
Conventional gate-drivers are used up to frequencies of about 5 MHz and suffer from
switching losses. Therefore, the development of switch-mode power supplies (SMPS)
operating at high frequencies requires high-speed gate drivers. The presented re-
search in this dissertation focuses on analysis, design, and development of new types
of resonant gate-drive circuits to drive power transistors at high frequencies.
Three proposed topologies are presented in this dissertation. Two topologies are
single-switch ZVS gate-drive circuits. The attractive features of the two circuits are
: (a) suitable to drive a low-side power transistor, (b) capable of operating at high
frequencies with quick turn-on and turn-off transitions, (c) low power loss due to
zero-voltage switching in the driving switch, (d) a significant increase in gate-source
voltage of the driven switch with respect to the input voltage, (e) small energy storage
components, and (f) designed to operate at switching frequency 20 MHz and a supply
voltage of 4 V. The third presented topology is a class-D resonant gate-drive circuit.
A series resonant circuit is formed by the resonant inductor and the input capacitance
of the MOSFET to achieve the charge and discharge process of the transistor input
capacitance. The proposed circuit can be used as a gate-drive circuit to drive low-side
or high-side power switches operating at 6.78 MHz.
In each above topology, detailed steady-state operation and derived expressions
for the steady-state waveforms are presented. The analysis includes predicted power
loss expressions in circuit components to estimate the overall losses in the gate-drive
circuits. A design procedure of the proposed gate drivers is developed. The simula-
tions and experimental results are given to validate the theoretical analysis.
iii
Finally, in the last chapter of the dissertation, the behavior of an air-core inductor
operating at high frequencies is investigated. An appropriate model for the inductor
is introduced to represent the effect of high frequencies on the inductor’s winding
resistance. The analysis includes an expression to estimate the power loss in the
air-core inductor. A detailed design methodology is presented to predict the dc and
ac characteristic of the air-core inductor. A design example of an air-core inductor is







gm Transconductance of a MOSFET
Av Voltage gain
VT H Threshold voltage of a MOSFET
Qg Total gate charge
Mi Power MOSFET, (i = 1, 2 )
D Duty cycle
vGS Gate-source voltage
VG DC supply voltage
Rg Internal gate resistance of a MOSFET
Z Characteristic impedance
Es Total energy supplied
Chapter 3
iL Instantaneous inductor current
iL(0) Initial inductor current
∆iL Peak-to-peak inductor current
D Duty cycle of a switch
L Resonant inductor
VI DC input voltage
fs Switching frequency
fo Resonant frequency
ωs Angular switching frequency
ωo Angular resonant frequency
M Driving switch
MD Driven switch
Ciss MOSFET parasitic input capacitance
Coss MOSFET parasitic output capacitance






R Total internal gate resistance
a Frequency ratio




VI DC input voltage
VGS−M Drive voltage of a MOSFET
Lr Resonant inductor
Cr Passive capacitor
T Switching time period
ωr Angular second harmonic frequency
rDS MOSFET on resistance
iR Current of passive network circuit Lr-Cr
Im Amplitude of iR current
φ Phase shift of iR current
Qgs Gate-source charge
Qgd Gate-drain charge
Qg Total gate charge
Zo Characteristic impedance
Zg Equivalent impedance network
PM MOSFET conduction power loss
PrL Inductor conduction loss
PRg MOSFET gate conduction loss
PF Power loss in Lr-Cr circuit
Chapter 5





ron MOSFET on resistance
RL Load resistance of the driven switch
Im Amplitude of gate current iG
II Average input current
IGpk Peak value of gate current iG
PI Input power
Pgate Gate power loss of a MOSFET
vi
Chapter 6
A Relative winding inner diameter
Ac Core cross-sectional area
Ctt Turn-to-turn capacitance of single-layer inductor
C Total parasitic capacitance
di Inner wire diameter
do Outer wire diameter
Dc Diameter of the core
Dt Effective coil diameter
ǫr Relative permittivity of the insulator
ǫ0 Absolute permittivity of free space (8.854 × 10−12 F/m)
fs Switching frequency
ωs Angular switching frequency
fsr Self-resonant frequency
ωsr Angular self-resonant frequency
L Total equivalent inductance
lw Total length of the winding
lc Length of the core
lT Average length per turn of winding
N Number of winding turns in the inductor
QL0 Quality factor of the resonant circuit
p Winding pitch
Rwdc DC winding resistance
Rw AC winding resistance
Rs Equivalent series resistance
s Separation length
µ0 Absolute free-space permittivity (4π × 10−7 H/m)
δ Winding skin depth
µrc Manufacturer-specified core relative permittivity
ηp Porosity factor
ρ Copper resistivity (1.724 × 10−8 Ω.m)
Xs Equivalent series reactance
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The electronic technology in our life has broadly expanded. It is changing the way
we live and it is becoming the basis for the information. Most people use electronic
devices daily such as computers, cell phones, television, artificial lighting, and house-
hold appliances. All the above devices require power conversion. In the majority of
cases power conversion is manged by switch-mode power supply (SMPS) where it is
necessary to drive a switch into on and off conditions. Several power conversion
topologies utilized in SMPS require gate driver to work effectively and achieve an
efficient power conversion [1].
1.1 Background
Gate driver is an integral part of a power-electronic converter. It forms an impor-
tant interface between a power-electron converter stage and a control stage [2]. The
existing gate-drive circuits are designed in many different forms. They are all used
with a specific function to drive the switches, such as boost converter and class-E
for pulse-width modulation (PWM) operation. Some gate drivers are designed to be
resonant with the passive components [3]-[9] or recovered energy [10]-[12]. The most
widely used in the industry is the conventional gate driver because it is simpler and
more cost effective [13], [14]. Conventional gate driver, which consists of two comple-
mentary MOSFETs, can be used at frequencies up to about 5 MHz [15]. However,
they suffer from high switching losses and gate losses. Tremendous improvements
have been made during the past decade in the gate-driver circuits, but relatively lit-
tle advancement has occurred in reducing switching losses at high frequencies. An
essential requirement of switching devices at high frequencies is low switching losses.
A topology with a single switch has advantages, especially for operation at high
switching frequencies [16], [17]. Among many zero-voltage switching (ZVS) invert-
ers, the resonant inverter with a ground-ended transistor has the great advantage of
operating at high-switching frequencies. However, the single-switch inverter has high
stress of drain-source voltage. Thus, several techniques have been utilized to alleviate
voltage stress in the switch. One common method is used to add a harmonic-tuned
circuit as demonstrated in [18], [19]. Two-widely resonant topologies exist that achieve
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low switching losses for operation at high frequencies are class-E and class-Φ2 [20].
Class-E is a single-switch inverter that can operate at high switching frequencies with
high efficiency [21], [22]. It has zero voltage, zero dv/dt switching conditions and it
does not suffer from switching loss [1]. Several topologies are derived from class-E,
such as class Φ2 and resonant boost converter [23]-[25].
1.2 Current State-of-the-Art of Gate Drivers
Today’s gate drivers, which are used in power converters, consist of at least two tran-
sistors and can be operated at frequencies up to about 5 MHz [15]. In conventional
gate-drive circuits, such as two-transistor inverter, hard switching power MOSFETs
suffer from switching losses and severely restrict the efficiency at high frequencies.
This topology exhibits the following challenges: (a) difficulty to achieve control of
dead-time up to a few nanoseconds (b) high-side (floating) transistor, and (c) syn-
chronization issues between the low-side and high-side switches. For instance, in
converters with more than one transistor, it is difficult to implement high-side gate
driver and provide dead times on the order of a few nanoseconds [26], [27].
1.3 Motivation
The majority of electronic devices generally require SMPS, which is used in power
conversion due to its high efficiency and high density. The size of SMPS depends
on passive energy storing elements (inductors and capacitors). Therefore, increase
in switching frequencies will achieve high efficiency, high power density, and reduced
size. With increasing switching frequency, the converter’s transient response can be
accelerated, leading to improvement of the power converter performance [2], [28].
In conventional gate-drive circuits, hard switching power MOSFETs suffer from
switching losses and severely restrict the efficiency associated with high frequency
operation [10]. The resonant technique has proven to be a good choice for mitigating
the power losses in gate-drive circuits [29]. Thus, soft-switching technique is one of
the most efficient methods to reduce the switching loss and improve system efficiency
under high-frequency operation [30], [31]. Moreover, the small values of output ca-
pacitance Coss and the input capacitance Ciss of power MOSFETs play important
roles to reduce the switching loss in the circuit [6], [32].
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1.4 Objectives
Work on power converters operating at high frequencies has been going on for the last
few decades. Since gate drivers are an integral part of power-electronic converters, the
properties of these gate drivers are important as they offer substantial performance
improvements for the power conversion systems. The objectives of this dissertation
are as follows:
1. To investigate the existing state-of-the-art gate-drive circuits and identify their
potential advantages and drawbacks.
2. To advance the gate-driver technology for power transistors for high switching
frequencies.
3. To propose a single-switch gate-drive circuit with superior soft-switching per-
formance for high-efficiency operation at high switching frequencies. It can be
used in pulse-width modulated, inverters, and resonant dc-dc converters.
4. To present a half-bridge gate-drive circuit based on class-D for operation at high
switching frequencies.
5. To derive the expressions for the steady-state waveforms and component values
of the proposed gate-drive circuits.
6. To derive the expressions for the power losses in circuit components and to
estimate the overall losses in the gate drivers.
7. To develop the design procedure of the proposed gate drivers.
8. To validate the theoretical analysis by simulations and experimental results.
9. To investigate the behavior of an air-core conductor and estimate the power
loss in high frequency applications.
3
1.5 Structure and Contents
Chapter 1 covers an introduction to the dissertation with background, motivation,
and the objectives of the research. The state-of-the-art is focused on description of
the existing topologies of gate-drive circuits. Chapter 2 includes switch-mode power
supply, gate charge profile, and single-switch topologies. Chapter 3 presents a single-
switch gate-drive circuit. Chapter 4 proposes a high-frequency single-switch ZVS gate
driver based on a class Φ2 resonant inverter. Chapter 5 covers half-bridge resonant
gate driver based on class-D inverter. The analytical expressions of the presented
topologies are given. Furthermore, power-loss analysis, voltage and current stresses,
and detailed design procedure are provided. The new topologies can be used to
drive the power MOSFETs at high switching frequencies. Chapter 6 investigates the
behavior of air-core inductor at high frequencies. An appropriate model for the air-
core inductor is presented to estimate the power loss in the inductor. Moreover, a
detailed design methodology is given to predict the dc and ac characteristic of the
air-core inductor.
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2 Switch-Mode Power Supplies and Topologies
A switch-mode power supply is a power converter that uses switching devices such
as MOSFETs and energy storage components (inductors and capacitors) to provide
the power at non-conduction state of the switching device [32]. The switches operate
under specific frequency and they are not conducted continuously. Thus, the power
loss in the circuit is reduced. The switching-mode power supply suffers from the
ripples of both voltage and current at the output stage due to switching. These
ripples can be suppressed by using low pass filter. Based on the structure of SMPS, it
can be utilized for stepping up or down of DC input voltage. The switch-mode power
supplies, which are used in different electronic equipment, have higher efficiencies of
up to 97 %, flexible technology and high power density [26].
2.1 Miniaturization
The new technologies have focused for size reduction of electronic products. The
miniaturization is based on the passive energy components and the transistors power
semiconductors in power electronics. Increasing switching frequencies is an important
factor towards miniaturization of power conversion [20]. Some of these are described
in the following subsections.
2.1.1 Band Gap Energy of Semiconductors
The ability to increase the switching frequency and achieve the same efficiency de-
pends on the power semiconductors [32]. These power semiconductors are based on
the type of material. Now semiconductor companies develop the boundaries by in-
creasing the band gap of power semiconductors. The important parameters of these
materials are summarized in Table 2.1. In order to compare the different materials,
different figures of merits (FOM) have been adopted to justify the best of one semicon-
ductor material over the other. The most widely used are BFOM and JFOM. BFOM
takes into account the conduction losses in power MOSFETs and JFOM depends on
the high-frequency and high-power performance of transistors [1], [33].
Si MOSFET is the most widely used as a semiconductor material for power devices.
It is proper in the circuits that require low voltage applications [34]. Si MOSFETs
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Table 2.1: Material properties of Si, GaAs, SiC, and GaN at room temperature.
Property Si GaAs SiC GaN
Energy Band-Gap (eV) 1.12 1.42 3.26 3.39
Break Down Electric Field MV/cm 0.25 0.4 2.0-3.5 2-3.3
Electron Mobility µ (cm2/V.s) 1300-1350 5000-8500 260-720 900-2000
Dielectric Constant ∈ (cm−3) 12.8 12.5-13.1 10 9-9.5
Saturation Velocity (cm/s) 107 1.2 × 107 2.7 × 107 1.5 × 107
Thermal Conductivity W/m.K 150 500 450 130
JFOM 1 2.7 20 27.5
BFOM 1 2.7 20 27.5
technology is still dominating in the power electronics field [32]. In high-frequency
applications, MOSFETs proved to be less efficient. For technologies, which used high
frequencies and high voltages, gallium nitride (GaN) and silicon carbide (SiC) are
more promising [35].
GaAs Gallium Arsenide has the highest mobility. It is excellent in the circuits that
require high switching frequency [36]. Therefore, it is widely used in communication
circuitry such as satellites, cellphones, and other radars applications. However, it is
not suitable for applications that need more than few volts due to its low break down
voltage.
SiC is semiconductor material, which has a wide-band gap energy 3.3 eV. It is
fabricated in a way similar to that of Si and has several properties, such as operational
capability at high temperatures and voltage due to the high break down field [32].
However, its electron mobility µ is less than of silicon, gallium arsenide, and gallium
nitride. SiC has an advantage over Si, GaAs, and GaN because its critical field and
thermal conductivity are high [37]. Thus, it is suited for high power applications.
GaN semiconductor, which is called high electron mobility transistor (HEMT),
has superior performance. It can operate at high frequency due to the higher electron
mobility formed by the two-dimensional electron gas (2DEG) between AlGaN and
GaN layers [35]. GaN devices surpasses Si and SiC in terms of its ability in mobility
and low energy consumption. Due to the higher break down field and thermal con-
ductivity, it provides higher power and voltage levels than GaAs [2]. GaN devices








Figure 2.1: Resonant circuits. (a) Series resonant. (b) Parallel resonant. (c) Series-
parallel resonant.
2.1.2 Resonant Circuits
Several types of resonant converters exist, but they can all be classified into three
groups: series resonant, parallel resonant, and series-parallel resonant converters as
shown in Fig 2.1. The series resonant converter has the lowest complexity and best
efficiency; however, with light and no-load situations, it has a challenge with the
output regulation [38]. Parallel resonant converter has good load regulation, but the
output power is not scaled with the resonate current. Moreover, it has full load losses
even at light loads, leading to low efficiencies [39]. To obtain the advantages and
the drawbacks of both series and parallel resonant circuits, series-parallel resonant
circuit has both the series and the parallel resonant elements [38]. By increasing
the frequency, passive energy storage components in the resonant converters will be
miniaturized.
2.1.3 Soft-Switching Operation
In the SMPS, the passive energy storing components are dominated. Increasing the
frequency is the main way to reduce the size. However, switching losses will be signif-
icant, causing a reduction in efficiency [29], [40]. Conventional SMPS topologies such
as buck and boost converters operate under hard switching. It means the transistor
is still switching due to voltage or current running through the transistor causing
to dissipate the energy in the transistor, i.e., switching losses as shown in Fig. 2.2.
The switching loss gets larger when the switching frequency is increased, leading to
a decrease in efficiency. In order to reduce the switching losses and increase the fre-
















Figure 2.2: Switching waveform. (a) Hard switching. (b) Soft-switching technique.
employed [41]. The transistor turns on when the voltage across the transistor is zero,
or the current through the transistor is zero when it turns off. Theoretically, this
should eliminate switching losses, but practically this is not applicable.
2.2 Gate-Charge Profile
During switching transient, the MOSFET is influenced by the parasitic capacitances,
which are present in the structure of the device. The parasitic components and
the body diode of the MOSFET play important roles in switching performance [37].
The parasitic capacitances in the gate-source Cgs and gate-drain Cgd correspond to
the actual geometry for the MOSFET, while the drain-source capacitance Cds is the
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parasitic capacitance of the body diode. The switching performance is based on how
quickly voltage changes across these capacitors. Thus, the most important parameters
in high-switching applications are the parasitic capacitances [14]. The gate-drain
capacitance Cgd is a function of the drain source voltage Vds of the MOSFET, and it







where Cgd(0) is the gate-drain zero-bias capacitance, and VT D is the drain thresh-
old voltage. The Cds is non-linear junction capacitance of the body diode for the







where Cds(0) is the drain-source zero-bias capacitance, Vbi is the built-in potential, and
m is the grading coefficient. The parasitic capacitance values of the MOSFETs devices
are not mentioned directly in the datasheets of the transistors. Their values are
obtained indirectly through the values of the input capacitance Ciss, reverse transfer
capacitance Crss, and the output capacitance Coss. The gate-drain-capacitance Cgd
can be determined as
Cgd = Crss. (2.3)
The gate-source capacitance Cgs is
Cgs = Ciss − Crss, (2.4)
and the drain-source capacitance Cds is given by
Cds = Coss − Crss. (2.5)
In switching applications, the capacitance Cgd causes a further complication because
of its place between the input and output of the device. Therefore, its influence
depends on the drain-source voltage of the MOSFET. This phenomenon is called the
“Miller’s effect,” and it can be expressed as





























Figure 2.3: (a) Schematic of a MOSFET. (b) Qualitative gate charge waveforms.
where the voltage gain is
Av = ∆Vds/∆Vgs, (2.7)






The maximum current of the MOSFET in the linear region is
IDS = (vGS − Vth)gm. (2.9)
The capacitance current ICiss , which is equal to the gate current IG, is a function of
the gate-source voltage vGS and the input capacitance Ciss. The capacitance current
ICiss is




The Qg is the charge injected into the input capacitance Ciss of the MOSFET at time






The behavior of switching transient of the MOSFET gives information on the de-
scription of gate charge as shown in Fig. 2.3. The total gate charge of the MOSFET
can be estimated as
Qg = CinvGS, (2.12)
where Cin is the equivalent input capacitance. It can be expressed as
Cin = Cgs + (1 − Av)Cgd. (2.13)
2.3 Single Switch Topology
Single-switch topologies are the most common choice for high-frequency converters.
These topologies have a switch, an inductor in series with the input voltage, and an
LC resonant network [1]. In order to keep the volt-second balance across the inductor,
the average switch voltage vs of the MOSFET has to be equal to the input voltage
VI . To apply ZVS operation in these topologies, the quality factor should be high,
the duty cycle is 50%, and the load of the inverter is optimum load resistance. For a
duty cycle of 50%, the peak voltage across the switch is two times the input voltage
VI , but in reality, the peak voltage is greater than two times of the input voltage
like Class-E inverter vS = 3.56VI . This high voltage stress on the semiconductors is
the biggest challenge with single-switch topologies. However, single-switch topologies
are often chosen for high-frequency operations in several applications because of low
losses and complexity. Moreover, they are connected with a low-side gate driver.
2.3.1 Class-E Topology
The class E inverter, the most commonly used in different applications, is the funda-
mental ZVS single-switch [18]. Several other topologies are derived from the class E
inverter, such as the class EF2 and class Φ2 [20]. A schematic of class E that com-
prises of a single switch, two capacitors, and two inductors is shown in Fig. 2.4 [18].
The energy, which is stored at the output capacitance Coss, is fully discharged before
turning on the MOSFET. In this type of circuit, the class E has a disadvantage of
a large inductor LR. This result relatively increases the size of stored energy in the
converter. In addition, the stress voltage at the switch is about 3.5 times of input













Figure 2.4: Class E inverter [18].































2.3.2 Class Φ2 Topology
In single-switch topologies, the large voltage across the MOSFET is the major prob-
lem. The voltage stresses can be alleviated by using an LC resonant network con-
nected in parallel with the MOSFET. The Φ2 inverter, which is based on a resonant
operation, provides lower switch voltage stress and faster settling time compared to
other resonant inverters as shown in Fig. 2.5 [41]. The components of the LMR −CMR
resonant circuit are tuned to the second harmonic to alleviate the voltage across the













Figure 2.5: Class Φ2 converter [41].
waveform, which is combined from first harmonic and third harmonic frequencies. As
a result, the loss is reduced, and zero-voltage is applied at turn-on and turn-off
transitions [27]. In consideration of achieving ZVS, the duty cycle of the switching
device is a constant 50% at fixed switching frequency. The key drawback of the in-
verter is that many stored energy components are presented, causing increases in the
losses and power density. There are no exact equations of the added LC circuit and
the input inductance for the calculations in the literature, but the following results



























Figure 2.6: Conventional gate-drive circuit [42].
2.4 Half-Bridge Topology
2.4.1 Conventional Gate-Driver Circuit
The conventional gate driver, which consists of two complementary MOSFETs, is a
totem-Pole structure as shown in Fig. 2.6 [42]. The drain terminals of the P-channel
and the N-channel of the MOSFETs are connected in series. The resistor Rg includes
the internal gate resistance of the driven MOSFET MD and the on-resistance of the
MOSFET M1. The equivalent gate capacitance of the power MOSFET is represented
as input capacitance Ciss. The conventional gate driver operates like the first order
RC circuit. With a single triggering pulse, the MOSFETs M1 and M2 are alternatively
turned on and turned off. When M1 is turned on and M2 is off, the equivalent
circuit of the gate driver is shown in Fig. 2.7. The gate current supplies the charge to
the input capacitance Ciss through the gate resistance Rg and the gate-source voltage
vGS is clamped to the VG as shown in Fig. 2.8. During transient charging, the gate














Figure 2.7: Equivalent circuit of conventional gate-drive circuit when M1 is on and
M2 is off.
 t (ns)
























Figure 2.8: Gate-source voltage and gate current of the conventional gate-drive circuit
when M1 is on and M2 is off.
The characteristic impedance Z during the charging period is



















Figure 2.9: Equivalent circuit of conventional gate-drive circuit when M1 is off and
M2 is on.
 t (ns)
























Figure 2.10: Gate-source voltage and gate current of the conventional gate-drive
circuit when M1 is off and M2 is on.
During the charging period, the gate-source voltage vGS across the input capacitance
Ciss rises exponentially, and the gate current iG decreases exponentially with respect
to time. The time constant of the RC circuit can be utilized to estimate the speed
of the gate driver.
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When M1 is off and M2 is turned on, the equivalent circuit is shown in Fig. 2.9.
The capacitance Ciss gets discharge and the gate-source voltage vGS is clamped to the
ground as shown in Fig. 2.10. Both the gate current iG and the gate-source voltage








During the charging and the discharging period, the total energy, which is supplied









iG(t) dt = VGQG = CissV
2
G. (2.27)








The general trend in electronic power conversion systems is to push for higher op-
erating frequencies in order to minimize the passive elements. This can be done
through new circuit topologies and new components (materials). Technologies from
the GaN could go very well with resonant high-frequency converters. SiC is gener-
ally better suited for higher power and voltage levels. Si and GaAs are still used
for medium power and voltage levels. In order to make the power converters oper-
ate at high frequencies, soft-switching technique is used to eliminate switching losses
in the switching devices. The switching performance is based on how quickly volt-
age changes across the parasitic capacitances of the device. Furthermore, parasitic
capacitances play significant roles in high-switching frequency.
Single-Switch topologies, which have a ground-ended transistor, are suitable for
implementing and operating at switching frequencies of several MHz. The class-E
topology has low complexity compared to others topologies. The main drawback in
the class-E is the voltage stress, but it is suited for applications that require low
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input voltage. The class Φ2 inverter has lower voltage stress than other topologies.
Moreover, the class Φ2 has resonate current because of the extra LC circuit, which is
used to reduce the peak voltage switch.
The conventional gate driver is the only half bridge that has been used widely in
different applications. There are many challenges in implementation, i.e., controlling
dead time to a few nanoseconds, high-side (floating) gate driver due to multiple
transistors, and synchronizing the low-and high-side signal switches of the gate driver.
Thus, the single-referenced topology has a great feature of a simpler gate-drive circuit
when it operates at switching frequencies of several megahertz.
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3 High-Frequency Single-Switch Gate Driver
3.1 Introduction
This chapter introduces a new single-switch gate-driver circuit to drive a low-side
power transistor, which is capable of operating at high frequencies with quick turn on
and turn off transitions. The presented topology increases the output voltage with
respect to the input voltage. Thus, the new circuit can drive a power MOSFET
even when a low voltage is available. The high-frequency operation of the gate driver
increases the power losses; an accurate analysis to predict these losses is presented.
The new design achieves small passive energy storage components, fast response, and
a low design complexity. These advantages make the proposed gate-driver proper
for applications that need high-frequency operation of single-switch power converter,
such as RF power converters and telecom power supplies.
The objectives of this chapter are: (a) to propose a new topology of single-switch
gate-driver circuit based on conventional half-bridge gate driver, suitable to drive
power transistors at high frequencies with the capability to rapidly charge and dis-
charge the input capacitance of the driven transistor, (b) to explain and analyze the
operation of the proposed gate-driver circuit in detail, (c) to derive design equations
for the circuit, (d) to analyze power losses for the gate driver, (e) to present its
design procedure, (f) to validate the proposed gate driver through a class-E power
inverter, and (g) to provide simulations and experimental results for the gate driver
at switching frequency of 20 MHz.
3.2 Circuit Description
The proposed single-switch gate-drive circuit is shown in Fig. 3.1. It consists of a
DC input voltage VI , an inductor L and a switch M . The switch M is an N-channel
enhancement-mode power MOSFET and its source is connected to the ground. It
is desirable that the drain-source voltage waveform of the driver switch M satisfies
ZVS and can be designed for any duty ratio. The inductor L operates as a current
source to supply the charge to the input capacitance Ciss of the power transistor
MD. The voltage vGS is the gate-source voltage across the input capacitance Ciss,




















Figure 3.1: Proposed single-switch gate-drive circuit.
for many applications that require an essential gate-source voltage vGS boosting. The
proposed circuit charges the input capacitance Ciss at higher voltages than input
voltage VI . We focus on identifying characteristic network in the circuit and provide
a flexible value of duty cycle to the driven power MOSFET MD to achieve a rapid
turn-on and turn-off of drain-source voltage.
The driving transistor M is operating under ZVS condition to eliminate the switch-
ing loss. The switch M can be driven at any duty cycle D, which is determined as
switch on time ton divided by the total period T . The ideal current and voltage wave-
forms of the proposed gate driver over one period are shown in Fig. 3.2. The analysis
of the gate driver is based on the on-state and the off-state of the switch M . For
the on interval, the transistor M exhibits as a switch with a resistance rDS. It oper-
ates with an infinite resistance during the off interval. The current flowing through















Figure 3.2: Current and voltage waveforms of the proposed gate driver. From top
to bottom: drive signal voltage, inductor current, switch current, gate current, and
gate-source voltage.
3.2.1 Switch-on 0 < ωst ≤ 2πD
In this interval, the power transistor M is on and its drain-source voltage is zero. The
gate-source voltage vGS across the input capacitance Ciss is zero because the switch
voltage is zero. The equivalent circuit during this interval is shown in Fig. 3.3. The
switch current iS is equal to the inductor current iL, while the gate current iG is zero
during this interval. Thus, the capacitance Ciss is discharged during this interval and
the power MOSFET MD is off. When the switch M is on, the voltage through the
inductor vL is equal to the input voltage VI . The inductor current iL rises linearly and







vL(t)dt + iL(0) =
VI
L












Figure 3.3: Equivalent circuit when the driving switch M is closed.





where ωs is the angular switching frequency. Hence, the peak-to-peak inductor current
over the interval from 0 to 2πD is














During this interval, the inductor current iL is flowing through the switch M . In
other words, the switch M supports a low-impedance path to the ground. Thus, the









0 < ωst ≤ 2πD
0 2πD < ωst ≤ 2π.
(3.5)
3.2.2 Switch-off 2πD < ωst ≤ 2π
In this interval, the power transistor M is off and its current iS is zero. Therefore,


















Figure 3.4: Equivalent circuit when the driving switch M is opened.
value and then decreases to zero, as shown in Fig. 3.2. The equivalent circuit of the
gate driver relevant to this interval is shown in Fig. 3.4. The inductor operates as
a current source that supplies the sufficient charge to the driven transistor input
capacitance Ciss. In this study, it is assumed that both the capacitances Ciss and
Coss are linear. The equivalent capacitance C is equal to the output capacitance Coss
of the driving M and the input capacitance Ciss of the driven transistor MD
C = Coss + Ciss. (3.6)
The total resistance R is the sum of resonant inductor equivalent series resistance rL
and the internal gate resistance Rg of the driven transistor MD
R = Rg + rL. (3.7)
During this interval, the gate current iG is equal to the inductor current iL. By using












































































The switching angular frequency ωs does not depend on the resonant circuit compo-
nents and is an independent variable. It can be related to resonant angular frequency
ωo and the system natural frequency ωd as follows:




where a is the frequency ratio. Since the inductor current iL is equal to the gate













































































Fig. 3.5 shows the waveform of the gate current iG at duty cycle D = 0.5. Fig. 3.6
shows the normalized gate current through the total capacitance C for different values
of duty cycle D. During switching transient, the MOSFET is strongly influenced by
the capacitances of the device. The gate-drain capacitance Cgd, which is connected














Figure 3.5: Gate current waveform iG at D = 0.5.
 
 
Figure 3.6: Normalized gate current waveforms for different values of D.
parameter in the MOSFET. During the turn on transition of the power switch MD,
the gate current iG has to supply a total charge Qg = Qgs + Qgd to charge the gate-
source capacitance Cgs and gate-drain capacitance Cgd, respectively. Fig. 3.7 shows
the schematic and the gate charge behavior of the driven transistor MD. The gate-





















Figure 3.7: (a) Schematic of a MOSFET. (b) Characteristics of gate-charge for MOS-
FET.
the transistor input capacitance Ciss. when the drain-source voltage VDS is zero, the
input capacitance Ciss is
Ciss = Cgs + Cgd. (3.17)
An important effect that should be considered during the turn-on transition is Miller’s
effect. When the drain-source voltage decreases and the gate-source voltage vGS in-
creases of the driven transistor MD, the transistor input capacitance Ciss is signif-
icantly influenced due to the Miller’s effect. Therefore, the total input capacitance
Cin with Miller’s effect can be expressed as
Cin = Cgs + (1 − Av)Cgd, (3.18)





In this interval, the initial value of the voltage across the equivalent capacitance












Figure 3.8: Approximation of a = f(D) by polynomial (3.20) according to the values
given in Table 3.1.
Table 3.1: Duty cycle D versus frequency ratio a.



































If R is small and R << Zo, (3.20) can be simplified to
vGS(ωst) = VI
[
1 − cos 1
a









The ZVS condition vGS(2π) = 0 in (3.21) yields the relationship between a and D
1 − cos 1
a





2π(1 − D) = 0. (3.22)
According to (3.22), Fig.3.8 shows the duty cycle D is a function of the duty ratio




















Figure 3.9: Normalized gate-source voltage waveform vGS/VI at D = 0.5. 
 
Figure 3.10: Normalized gate-source voltage waveforms for different values of D.
Table 3.1 shows the other combinations of D values with respect to the frequency
ratio a. The set of these values are approximated by a second-order polynomial
a = −0.0112D2 − 0.0108D + 0.9991. (3.23)
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The normalized gate-source voltage vGS/VI at duty cycle D = 0.5 is depicted in
Fig. 3.9. Fig. 3.10 shows the normalized gate-source voltage vGS/VI for values of D
in the range (0.1−0.9). It is clear that the ZVS condition can be satisfied at different
values of D.
3.2.3 Voltage and Current Stresses
The maximum value of vGS occurs at ωstv = 4.6945 rad = 269.11
◦ and its value is
VGSmax/VI = 3.2629 for D = 0.5. The maximum value of gate-source voltage VGSmax
depends on the duty cycle D. Fig.3.11 shows the maximum values of normalized
gate-source voltage for different values of D. Table 3.2 gives the list of normalized
Table 3.2: ωstv and maximum values of normalized VGSmax/VI .









0.9 342.95 15.9148 
 
Figure 3.11: Normalized maximum gate-source voltage VGSmax/VI as a function of D.
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VGSmax with respect to various angles. The set of these values are represented by a
polynomial forth-order function as follows
VGSmax
VI
(D) = 0.0214D4 − 0.34D3 − 3.8692D + 4.4498. (3.24)
The maximum switch current can be approximated by




3.3 Analysis of Power Losses
In this section, the loss analysis of the proposed gate driver is provided. Since the
power MOSFET M is switched under ZVS condition, the switching loss is eliminated.
The total power loss in the proposed gate driver includes inductor loss, on-resistance
and gate losses of the switch M , and gate resistance of the power MOSFET MD.
Power MOSFETs are appropriate for high frequencies due to their power rating and
dynamic properties; however, switching and gate losses are dominant in the megahertz
range [34], [43]. Moreover, the on-resistances of the MOSFETs can cause a significant
conduction loss in the circuit. Therefore, the following design considerations are
applied to determine the total loss in the proposed gate-drive circuit. The conduction
loss is determined by calculating the root-mean-square (rms) current IS(rms) of the
























































































Since air-core inductor is used, the inductor core power losses are negligible [44]. The










From the above equations of loss analysis, we determine the total dissipative power
conduction loss PLS in the gate driver as follow:
PLS = PrL + PRg + PrDS . (3.32)
If the input capacitance of the switch M is Ciss, the power gate loss in the switch M




where VGS(pp) is the maximum magnitude of the drive voltage vGS−M .
3.4 Design of Gate Driver
The gate driver is designed for the switching frequency fs = 20 MHz. The design is
applied to determine the following design parameters: the resonant inductor L, the
equivalent capacitance C, the resonant frequency fo, the characteristic impedance
Zo, and the quality factor Q. In this study, the optimal design of the proposed gate
driver is applied to class-E power inverter [1]. The design procedure is used to drive
the power transistor MD of the class-E inverter. The peak value of the gate-source
voltage vGS depends on the duty cycle D. Therefore, the input voltage of the gate
driver depends on the characteristic of the power transistor. It is important to select
a power MOSFET with a driving voltage rating that can be proper to the driven
voltage vGS. The supply voltage VI was selected to be 4 V. The driving and driven
transistors were VRF148A, whose data are listed in Table 3.3. From Table 3.1, the
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value of frequency ratio a = 0.7742 at D = 0.5. According to (3.12), the resonant







= 25.833 MHz. (3.34)
When the switch M is off, the resonant circuit consists of the inductor L, the
output capacitance Coss of the switch M and the input capacitance Cin of the switch
MD. According to datasheet, the values of these capacitances are given in Table 3.3.
The gate-source capacitance of the driven switch MD can be found as
Cgs = Ciss − Crss = 160 − 2.6 = 157.4 pF. (3.35)
In class-E inverter, the drain-source voltage vDS of the driven switch MD is 35 V when
the DC power supply voltage Vin of the class-E is 10 V. The gate-source voltage, which
is supplied by the proposed gate driver, is 13.05 V. Therefore, the voltage gain Av of









13.05 − 0 = −2.682. (3.36)
Thus, the total input capacitance Cin with the Miller’s effect of the driven transistor
MD is given by
Cin = Cgs + (1 − Av)Cgd = 157.4 + (1 + 2.682) × 2.6 = 167 pF. (3.37)
Since the output capacitance Coss of the switch M is highly nonlinear, it is taken into
account in the analysis [45]. The equivalent value the output capacitance Coss can be











)0.42 = 85 pF. (3.38)
Fig. 3.12 shows the value of output capacitance Coss at VDS = 6.525 V. Fig. 3.13
shows the parasitic capacitances, gate-source voltage, and drain-source voltage of the
driven switch MD. Therefore, the equivalent capacitance C can be found
C = Coss + Cin = 85 + 167 = 252 pF. (3.39)











































Figure 3.13: (a) Driven transistor (MD). (b) Drain-source and gate-source voltages






252 × 10−12 × (162.23 × 106)2 = 150 nH. (3.40)








252 × 10−12 = 24.4 Ω. (3.41)
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The quality factor Q of the resonant gate-driver depends on the characteristic impedance





162.23 × 106 × 150 × 10−9
0.211 + 0.3
= 47.62. (3.42)
When the input voltage VI = 4 V is applied, the maximum value of gate-source
voltage VGSmax at D = 0.5 is
VGSmax = (VGSmax/VI) × VI = 3.2629 × 4 = 13.05 V. (3.43)






20 × 106 × 150 × 10−9 = 0.66 A. (3.44)















1.2 = 22.22 mW. (3.45)
From (3.28), the rms gate current is IG(rms) = 0.202 A, yielding the loss dissipation




2 × 0.3 = 12.24 mW. (3.46)
The rms inductor current IL(rms) can be obtained from the rms switch current IS(rms)














× 0.211 = 12.5 mW.
From (3.31), the total conduction loss of the proposed gate driver is
PLS = PrDS + PRg + PrL = 22.22 + 12.24 + 12.5 = 46.96 mW. (3.48)







= 11.74 mA. (3.49)
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Table 3.3: List of components for gate driver at fs = 20 MHz.
Components Value




Ciss = 160 pF, Coss = 85 pF, Crss = 2.6 pF
VDS = 170 V, IDS = 6 A, Rg = 0.3 Ω














Figure 3.14: Calculated losses at VI = 4 V and fs = 20 MHz switching frequency.
The peak value of gate-source square voltage waveform vGS−M of the driving




GS(pp) = 20 × 106 × 160 × 10−12 × 42 = 51.2 mW. (3.50)
According to above analysis, the power losses of the proposed gate driver are shown
in Fig. 3.14 at 20 MHz switching frequency. It can be noticed that the gate loss was
dominant due to high switching frequency of the power switch M . The specifications

























Figure 3.15: Class-E inverter in [1] by using proposed gate-driver at fs = 20 MHz.
Table 3.4: Class-E Inverter Parameters.
Parameter Value Parameter Value
Input voltage Vin 10 V Quality factor QL 8
Output Power PO 10 W inductor Lf 2 µH
Duty Cycle D 50% Inductor Ls 0.367 µH
Switching frequency fs 20 MHz Capacitor Cs 200 pF
Gate-source voltage vGS 13 Capacitor C1 160 pF
3.5 Design Gate Driver for Class-E Power Inverter
The presented approach can be used for the class-E inverter to drive the swish MD
as depicted in Fig. 3.15. The ZVS operation at the switch MD can be achieved when
the duty cycle is D = 0.5, the quality factor of the filter LC is high, and the output






= 0.5768 × 10
2
10
= 5.77 Ω, (3.51)









= 6.93 × 5.77
20 × 106 = 2 µH. (3.52)
The parameters of the class-E are shown in Table 3.4. Since the class-E has single
switch and its source is connected in the ground, the proposed gate driver is suited
to drive the single switch of class-E inverter.
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3.6 Simulation and Experimental Results
3.6.1 Simulations
Based on the circuit operation and design approach presented in Sections 3.2, the gate
driver was designed, and tested to verify the theoretical predictions. The SaberRD
software was used to simulate the proposed gate-driver at a constant 20 MHz switch-
ing frequency. The input voltage VI was 4 V. The class-E inverter was simulated at
20 MHz and its switch MD was driven by the proposed circuit. A Si power MOSFET
was utilized in the proposed gate-driver and class-E inverter. To achieve ZVS opera-
tion at turn-on transition of the driving transistor M , the inductance L was reduced
from 150 to 142 nH. The magnitude of the gate-source voltage depends on the duty
















































Figure 3.17: Simulated waveforms of gate-source voltage vGS and gate current iG of
the driven power MOSFET MD.
Fig. 3.16 shows the inductor current iL and gate-source voltage vGS waveforms for
the entire cycle. It is clear that the inductor current rises linearly and starts from
an initial value when the switch M is on. As the switch M is off, the resonance
occurs between the inductor L and the equivalent capacitance C. The gate-source
voltage vGS and gate-current iG waveforms of the driven power transistor MD were
captured during the turn-on and turn-off transitions as shown in Fig. 3.17. It can be
noticed that the power transistor input capacitance Ciss is charged/discharged when
the switch M is off. A quick transition time is observed, indicating that high-speed
switching is achieved.
The gate-source voltage vGS, the switch voltage vS, and the switch current iS
of the driven switch MD are shown in Fig. 3.18. It can be noticed that the ZVS
operations is achieved in the switch MD. The output voltage vO, the output current
of the class-E inverter are shown in Fig. 3.19. The performance of the new gate driver
proves many features that the topology has over conventional designs. Particularly,
it proves high-speed transient response, small storage components, and low-design






































Figure 3.18: Simulated waveforms of gate-source voltage vGS, switch voltage vS, and































Figure 3.19: Simulated waveforms of gate-source voltage vGS, output current iO, and
output voltage vO of the class-E inverter.
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3.6.2 Experimental Results
A VRF148A MOSFET from Microsemi Technologies was used as the switching device
in the circuit. It is driven by the proposed gate driver, enabling the duty cycle to
be constant at D = 0.5 with fixed switching frequency fs = 20 MHz. The dc supply
voltage was applied through the inductor L. Fig. 3.20 shows the experimentally
obtained waveform of the inductor current iL and the gate-source voltage vGS. It
can be noticed that the maximum value of gate-source voltage VGSmax was 11 V at
D = 0.5, safely within the manufacturer’s rating of 40 V (11/40 = 0.275). The gate-
source voltage vGS and and gate current iG waveforms of the driven transistor MD is
shown in Fig. 3.21. They were measured at VI = 4 V supply voltage, II = 13.4 mA
supply current, and PI = 53.6 mW input power. The calculated, simulated, and








Figure 3.20: Experimental waveforms of inductor current iL and gate-source voltage
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Figure 3.21: Experimental waveforms of gate-source voltage vGS and gate current iG
of the proposed gate driver.
The photograph of the laboratory prototype of the gate driver including the class-
E power inverter is shown in Fig. 3.22. The circuit was built and tested at 20 MHz.
The gate source voltage vGS, switch current iS, and switch voltage vS waveforms were
experimentally obtained for the driven transistor MD as depicted in Fig. 3.23. The
maximum switch voltage of the transistor MD was VSM ≈ 37.5 V and the maximum
switch current was iSM ≈ 2.79 A. The average input current for the class-E inverter
was measured as II = 1.005 A. When the input voltage Vin = 10 V, the input power
is PI = Vin × II = 10 × 1.005 = 10.05 W. The output current iO and output voltage
vO waveforms of the class-E inverter are shown in Fig. 3.24. The amplitude of output
voltage was VOm = 10.2 V and the amplitude of output current was 1.86 A. The load
power is PO = V
2
Om/(2RL) = 10.2
2/(2 × 5.77) = 9.016 W. The measured efficiency of






















Figure 3.23: Experimental waveforms of gate-source voltage vGS, switch current iS,












Figure 3.24: Experimental waveforms of gate-source voltage vGS, output current iO,
and output voltage vo of class-E inverter.
Table 3.5: Theoretical, simulated, and experimental parameters of the proposed gate
driver.
Parameter Calculation Simulation Experiment
L (nH) 150 142 150
C (pF) 252 247.6 250
ILmax (A) 0.33 0.393 0.49
IGmax (A) 0.33 0.265 0.282
VGSmax (V) 13.05 13.01 11
VGSmax/VI 3.2629 3.2525 2.75
ISmax (A) 0.66 0.47 0.523
IS(rms) (A) 0.136 0.142 0.148
IG(rms) (A) 0.202 0.158 0.162
IL(rms) (A) 0.243 0.238 0.295
II (mA) 11 .74 12.25 13.4
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3.7 Conclusions
A new resonant gate driver has been introduced. It has a low component count
and a low complexity. The circuit was analyzed, designed, and tested. A good
agreement between theoretically produced results and the simulations was observed.
It is useful as a low-side gate-drive circuit, especially at high operating frequencies.
The turn-on and turn-off transitions were fast. Because of the non-linearity of
transistor capacitances, especially the transistor output capacitance, the adjustment
of the value of resonant inductance L may be required. The proposed gate driver is
suitable for telecom and RF applications that operate in the switching-mode from a
few MHz to tens of MHz.
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4 High-Frequency Single-Switch ZVS Gate Driver
Based on a Class Φ2 Resonant Inverter
4.1 Introduction
This chapter proposes a single-switch gate-driver with the capability to rapidly charge
and discharge the input capacitance of the driven power transistor and achieve quick
turn-on and turn-off transitions. In the proposed topology, a series resonant circuit
Lr-Cr is tuned to the second harmonic, and connected in parallel with the power
MOSFET M . The waveform voltage of the driven power transistor MD is formed
based on the resonant network same as in the class Φ2, EF2, and F converters [27]-
[17]. Then, the gate-source voltage vGS becomes a near trapezoidal waveform and has
the lowered peak value as shown in Fig.4.1. In order to determine the best shape of
trapezoidal voltage, an appropriate design has been applied. To apply single-ended
ZVS gate driver, two inductors and one capacitor are utilized to have the appropriate
impedance. This is primarily to present high impedance to the fundamental and
third-harmonic components, and low impedance to the second harmonic [20], [18].
The steady-state waveforms of the proposed gate-driver are analyzed in detail.
Expressions to design the gate driver based on the user-specified constraints are de-
rived. In addition, the loss analysis for the gate-driver circuit are presented. The new
topology also utilizes small passive components, produces a fast dynamic response,






Figure 4.1: Trapezoidal voltage waveform.
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topology advantageous in applications that require high-frequency operation such as
telecommunication systems and radio-frequency (RF) applications. The described
gate driver was designed, built, and tested at 20 MHz switching frequency. Experi-


















Figure 4.2: Proposed single-switch gate driver circuit.
4.2 Circuit Description
Fig. 4.2 shows a circuit of the proposed single-switch gate driver. It consists of
DC voltage supply VI , an inductor L, a low-side switch M , and a passive resonant
network Lr-Cr. The series-resonant circuit Lr-Cr is tuned to the second harmonic
and connected in parallel with the driven transistor MD, which has gate resistance
Rg and the input capacitance Ciss. The gate-driver transistor M satisfies zero-voltage
switching at duty ratio D = 0.5. The inductor L behaves as a current source to supply
the charge to the input capacitance Ciss. The inductor Lr and capacitor Cr form a
series resonant circuit, whose current shapes the voltage across the transistor M . The
resonant circuit Lr-Cr modifies the half-wave drain-to-source voltage of switch M to
produce a fast rise and fall times for the gate-source voltage of the driven-transistor
MD. As a result, a quasi-trapezoidal waveform voltage vGS, which is composed of











Figure 4.3: Waveforms of the proposed gate driver. From top to bottom: drive signal
vGSM , inductor current iL, switch current iS, resonant current iR, gate current iG,
and gate-source voltage vGS.
capacitance Ciss. In this study, the interval 0 < t ≤ DT is defined with the switch
M is off, and DT < t ≤ T as the interval with the switch M is on.
4.3 Steady-State Analysis
The circuit behavior in each switching sub-interval is analyzed to establish the design
equations. The transistor M is a switch with on-state resistance rDS during the on
interval and offers infinite resistance during the off interval. In this study, it assumed
that the output parasitic capacitance Coss of the switch M is constant. The switch
M can be driven at any duty cycle D, which is determined by the specifications of










Figure 4.4: Equivalent circuit of the gate driver when the switch M is closed.
driver over a switching period are shown in Fig. 4.3. In this analysis, the proposed
gate driver has two operation modes.
4.3.1 Switch-on DT < t ≤ T
The equivalent circuit corresponding to this phase can be represented as shown in
Fig. 4.4. In this time interval, transistor M is on and its drain-source voltage is zero.
Since the voltage across the switch M is zero, the gate-source voltage vGS across the
input capacitance Ciss is zero, causing the driven-transistor MD to be in off-state.
The inductor current iL flows through the switch M because the switch offers a low
impedance path. At this time interval, the gate current iG is zero and the capacitance
Ciss is discharged. When the switch M is on, the voltage across the inductor L is
normally equal to the input voltage VI and the inductor current iL increases linearly







vL(t)dt + iL(0) =
VI
L
(t − DT ) + iL(0). (4.1)
























Figure 4.5: Equivalent circuit of the gate driver when the switch M is opened.
where fs is the switching frequency and iL(0) is the initial current of the inductor L
at time t = DT . Hence, the peak-to-peak inductor current over a period T is








= −(1 − D)VI
2fsL
= −π(1 − D)VI
ωsL
. (4.4)
During this interval, the switch M supports a low-impedance path to the ground.
Thus, the switch current is given by the following equation:
iS =
DVI
(1 − D)L(t − DT ) −
(1 − D)VI
2fsL
for DT < t ≤ T. (4.5)
4.3.2 Switch-off 0 < t ≤ DT
During this interval, transistor M is off. The switch current iS is zero. The switch
voltage is equal to the gate-source voltage vGS of the driven-transistor MD. The
gate-source voltage vGS rises from zero to the maximum value as shown in Fig. 4.3.
The equivalent circuit of the gate-driver relevant to this time interval is shown in
Fig. 4.5. To facilitate the analysis, we assume that the internal gate resistance Rg
of the driven-transistor MD is approximated zero (Rg ≈ 0). To obtain a sinusoidal
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current waveform at the resonant circuit Lr-Cr, the inductor Lr and the capacitor
Cr are tuned to conduct second harmonic current component. The second harmonic
component is related to the resonant elements as




where ωr is the angular resonant frequency of the series-resonant circuit Lr-Cr and
ωs is the fundamental frequency. Since the resonant network Lr-Cr is tuned to the
second harmonic, its current iR is sinusoidal waveform and can be expressed as
iR(ωst) = Im sin(2ωst + φ), (4.7)
where Im and φ are the amplitude and the phase of the current iR, respectively. In
this interval, the inductor current iL is the sum of current iR and gate current iG.
The gate current can be expressed as




























Im cos (2ωst + φ). (4.11)
This is a second-order non-homogenous differential equation and solving it yields a
general solution (homogenous) and a particular solution. The general homogenous
solution is
vGS1(t) = A cos (
t√
LCiss




where A and B are arbitrary constants. The zero-state particular voltage response is



















where a is the frequency ratio, Zo is the characteristic impedance, and ωo is the
resonant frequency. Subsequently, the gate-source voltage vGS(t), which is required
to drive the power MOSFET MD, is the superposition of the two solutions vGS1(t)
and vGS2(t) obtained in (4.12) and (4.13), respectively, given by


















In order to solve for constants A and B, two initial conditions are required. The
gate-source voltage vGS is equal to 0 at t = 0
−, when the switch MD turns on. The
constants can be determined in terms of the input voltage VI and the initial inductor
current iL(0). Consequently, the two initial conditions in this interval are vGS(0) = 0
and iG(0) = iL(0). After finding the constants, the function vGS(t) becomes












































The gate-source voltage vGS is






































The gate-source voltage waveform vGS of the driven switch MD at duty cycle D = 0.5
is depicted in Fig. 4.6. Since the gate resistor Rg is neglected in the analysis, the gate-
source voltage of the driven switch MD is equal to the switch voltage of the switch
M . In order to produce the desired trapezoidal shape of the gate-source voltage
vGS consisting of the 1st and 3rd harmonic frequencies, the resonant frequency ωo
is less than or equal to three times the fundamental frequency. Substitution of the
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Figure 4.6: Gate-source voltage waveform vGS at D = 0.5.
resonant frequency ωo into (4.14) produces a = 1/3. To achieve ZVS operation of
the switch M , the switch voltage should be zero at the instant the power switch M
is switched on. When the switch M turns on at time t = 2πD, the ZVS condition is
satisfied
vGS(2πD) = 0, (4.19)





As the power switch M turns on at ωst = 2πD, both switch voltage and switch
current for ZVS operation are satisfied as shown in Fig 4.7. In the same figure, the
voltage waveform of the power switch M are modified for different values of (φ).
Since the gate driver operates in periodic steady state, both the average voltage
across the inductor vL and the average gate current iG through the input capacitance
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Figure 4.7: Normalized drain-source voltage and drain-source current of the switch
M for different values of φ (rad).









































Fig. 4.8 shows the gate current waveform at D = 0.5. In the proposed gate driver,
the gate current supplies the charge to the transistor input capacitance and pulls the
charge from the transistor input capacitance when the switch M is off.
Another important parameter in the MOSFET is the gate-drain capacitance Cgd,
which is connected between the input (gate) and the output (drain) of the MOSFET.
During the turn on transition of the power switch MD, the gate current iG has to
supply a total charge Qg = Qgs + Qgd to charge the gate-source capacitance Cgs and
gate-drain capacitance Cgd, respectively. Fig. 4.9 shows the schematic and charac-
teristic of the gate charge. The equivalent input capacitance Ciss with Miller’s effect
can be expressed as
Ciss = Cgs + (1 − Av)Cgd, (4.22)
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Figure 4.8: Gate current waveform iG at D = 0.5.





The properties of the proposed gate-driver circuit are as follows:
1. The voltage and current stresses of the power switch M depend on the value of
the duty cycle D of the power switch M .
2. It has been noticed that the impact of output capacitance Coss of the switch M
is a negligible effect on the switch MD. Thus, its effect on the design and the
operation of the gate driver is neglected.
3. The capacitor Cr has an important role in the resonance as well as participating
in blocking the dc voltage. Thus, an additional capacitor is not required.
4. The gate driver has fast transient response, and small values (L and Lr) of a few
hundred nH at the switching frequency 20 MHz allow for the use of inductors



















Figure 4.9: (a) Schematic of a MOSFET. (b) Gate charge characteristics of a MOS-
FET.
is operated in MHz-frequency ranges, the losses associated with magnetic cores
are eliminated.
4.3.3 Impedance Analysis
The equivalent impedance Zg of the proposed gate driver is a significant part to
shape the gate-source voltage of the power MOSFET MD [20]. When the switch
M is off, the gate-source voltage vGS is shaped by the resonance of capacitors and
inductors forming the impedance network Zg. Thus, the steady-state waveform of
vGS of the driven power switch MD is changed with respect to the impedance Zg [18].
Since the gate resistance is small, its effect is neglected in the analysis of impedance
network. The equivalent impedance network of the proposed gate driver is shown in
Fig. 4.10. It has two positive poles and one zero. Therefore, the position of the poles
are important in waveform shaping to achieve ZVS at the power switch M and reduce
the peak switch voltage [20]. The equivalent impedance is
Zg(s) =
sL(s2LrCr + 1)
s4LLrCrCiss + s2(LCr + LCiss + LrCr) + 1
. (4.24)
To analyze the characteristic impedance of the gate-drive circuit, a low-frequency pole







Figure 4.10: Equivalent impedance network of the gate driver.
 f (Hz)



















Figure 4.11: Magnitude and phase of the equivalent network impedance Zg.
is placed to be higher than the fundamental frequency ωs to make Zg be inductive at
the frequency ωs. As a result, the zero crossing point in the switch voltage is prior
to the switch current. Moreover, the position of p2 is chosen to be lower than 3ωs
to make Zg be capacitive. Consequently, the peak voltage of the power device M is
reduced. Fig. 4.11 shows the magnitude and phase of the equivalent impedance of the
proposed gate-driver. The impedance characteristic of the gate leads to the following
results:
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• The impedance is inductive at the fundamental switching frequency 20 MHz.
• At the second harmonic, the magnitude of the impedance value is small due to
the Lr − Cr resonance circuit, which is a part of the total impedance Zg and
involved in wave-shaping of the gate-source voltage for the power transistor M .
• The impedance is high in magnitude and capacitive in phase below the third
harmonic.
4.4 Analysis of Power Losses
In this section, the loss analysis of the proposed gate driver is explained. Many power
MOSFETs are suitable for high frequency applications due to their dynamic properties
and power ratings; however, gate and switching losses are dominant in the megahertz
range [46], [3]. These types of power losses are typically negligible, but with increasing
switching frequency they become significant. In addition, the on-resistances of the
MOSFETs can cause considerable conduction power losses [37], [2]. Since the power
switch is switched under ZVS operation, the switching loss is eliminated. Therefore,
the total power loss in the proposed gate driver includes the conduction and gate
losses.
The conduction loss in the series tuned branch Lr-Cr due to the internal ESR
resistances (rLr and rCr) of the inductor Lr and the capacitor Cr is determined.

















2D − sin 2φ
4π
. (4.25)
The current flowing in the capacitor Cr is the same as the current in the inductor Lr.





2D − sin 2φ
4π
)
(rLr + rCr) . (4.26)
Due to the on-resistance rDS of the power switch M , its conduction power loss is






























When the switch M turns off, the behavior of inductor current iL and the gate
current iG waveforms are nonlinear. In order to estimate the power loss in the inductor
L and internal gate resistance Rg of the switch MD, It is considered that the inductor
current and gate current waveforms increase and decrease linearly in a full cycle
T . Thus, these waveforms can be described mathematically with linear behavior to
simplify the equations. The power loss for each component can then be calculated.








for 0 < t ≤ DT. (4.29)
From (4.1) and (4.29), the rms current IL(rms) of the inductor current iL for full cycle





Conduction power loss in the inductor L is dissipated in the equivalent series resistance












To determine the power loss in Rg, it is considered that IG(rms) is the rms value of
the gate current iG when it flows through the gate terminal of the power transistor




















Hence, the total conduction power loss in the gate driver is
Pcond = PF + PM + PrL + PRg. (4.34)
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If the total gate charge of the switch M is Qg at switching frequency fs, the gate
power is defined as
Pgate = fsVGS−MQg, (4.35)
where VGS−M is drive voltage for the switch M . As a result, the total dissipative
power loss Pdiss in the gate driver is
Pdiss = Pcond + Pgate. (4.36)
4.5 Design Procedure
A design procedure for the proposed gate driver is presented to drive the power MOS-
FET MD at switching frequency fs = 20 MHz. The design is applied to determine
the following design parameters Cr, Lr, L, Im, and φ. The input voltage VI and duty
cycle D were selected to be 4 V and 50%, respectively. This is not a fundamental
limit, as the designer can easily choose arbitrary duty cycles. The peak value of the
gate-source voltage vGS depends on the duty cycle. Therefore, it is important to select
a power transistor with a driving voltage rating that can accommodate this driven
voltage. The large output capacitance Coss of the switch M prevents the desired
high-switching frequency from being achieved [25]. The power MOSFET MRF136,
which has an output capacitance Coss = 27 pF, was utilized as driving transistor M
in circuit. Thus, the value of capacitor Cr is chosen equal to or less than the output














4π × 20 × 106
)2
= 528 nH. (4.37)
The power MOSFET PD55003, which has an input capacitance Ciss = 36 pF and
reverse transfer capacitance Crss = 2.4 pF, was used as the driven transistor MD in
the proposed circuit. The Miller’s effect of the switch MD depends on the gate-source
and drain-source voltages of the switch MD. In this case, the load of the switch MD
is selected to be resistive load RL = 50 Ω and the drain-source voltage Vdd = 10 V.
Since the gate-source voltage vGS = 10 V of the switch MD, the equivalent input
capacitance Ciss with Miller’s effect is given by













× 2.4 = 38.4 pF.
According to (4.19), the switch M can be turned on under ZVS condition if the
resonant frequency fo of the gate driver is less than or equal to three times the
operating switching frequency f . To satisfy this condition, the resonant frequency fo






55 × 106 = 0.3636. (4.39)













2π × 55 × 106
)2
= 218 nH. (4.40)








38.4 × 10−12 ≈ 75 Ω. (4.41)
According to (4.20), the current magnitude Im can be found,
φ (rad)

























The relationship between Im and φ can then be determined for different values of φ
as shown in Fig. 4.12. By choosing φ = 0.1, the magnitude current Im of the iR
current is 44 mA.











2 × 0.5 − sin 2 × 0.1
4π
= 30.86 mA. (4.43)
The power loss in the series Lr-Cr is
PF = I
2
R(rms) (rLr + rCr) = 0.03086
2 (0.703 + 0.105) = 0.7695 mW. (4.44)









1 − 0.5 × 4√
12 × 20 × 106 × 218 × 10−9
= 93.635 mA. (4.45)




2 × 0.08 = 0.7014 mW. (4.46)






12 × 20 × 106 × 218 × 10−9
= 0.1324 A. (4.47)
Conduction power loss, which is dissipated in the equivalent series resistance rL in




2 × 0.29 = 5.083 mW. (4.48)














3 × 20 × 106 × 218 × 10−9
= 94.94 mA. (4.49)




2 × 0.36 = 3.245 mW. (4.50)
Hence, the total conduction power loss in the gate driver can be obtained as
Pcond = PF +PM +PrL +PRg = 0.7695+0.7014+5.083+3.245 = 9.7989 mW. (4.51)
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Ciss = 36 pF, Coss = 24 pF, Crss = 2.4 pF
Vds = 40 V, VGS = 20 V, Ids = 2.5 A
Qg = 0.288 nC, rDS = 0.75 Ω, Rg = 0.36 Ω
M
MRF136
Ciss = 24 pF, Coss = 27 pF, Crss = 5.5 pF
Vds = 65 V, VGS = 40 V, Ids = 2.5 A
Qg = 0.24 nC, rDS = 0.08 Ω
L, rL 218 nH, 0.29 Ω
Lr, rLr 528 nH, 0.703 Ω
Cr, rCr 30 pF, 0.105 Ω
The gate power dissipated in the gate power switch M at switching frequency fs = 20
MHz is
Pgate = fsVGS−MQg = 20 × 106 × 4 × 0.24 × 10−9 = 19.2 mW. (4.52)
As a result, the total dissipative power loss Pdiss in the gate driver is
Pdiss = Pcond + Pgate = 9.7989 + 19.2 = 28.99 mW. (4.53)
When the input voltage VI = 4 V is applied at the gate-drive, the peak value of
gate-source voltage vGS is 10 V at duty cycle D = 50%. The vGS requirement to
drive the power MOSFET depends on the characteristics of the transistor. In this
study, the maximum vGS rating of the power transistor, which used in the gate-drive
circuit, is 20 V. Thus, a vGS voltage between 4.5 V and 20 V is a safe margin and
desirable to realize full enhancement of the power MOSFET. The major difference
between the proposed gate driver and the conventional gate drivers is the number of
switches and passive components; the proposed ZVS gate driver has single switch and
three passive elements. It has the minimum number to achieve the same purpose at




Based on the circuit operation and design approach presented in Sections 4.3, the
gate driver has been verified through SaberRD simulation. The simulations were
performed using PSpice device model of the power MOSFETs. A 20 MHz PWM
square wave is used to supply the switch M and the gate-source voltage VGS−M was 6
V. The inductor current iL was captured in Fig. 4.13. The inductor current supplies
the charge to the input capacitance Ciss of the power switch MD, when the switch
M turns off. In order to analyze current and voltage waveforms of the driven power
switch MD, the whole cycle of the proposed gate driver was recorded in Fig. 4.14.
It can be observed that the transistor input capacitance Ciss is charged/discharged
upon turning on, off, respectively. The gate-source voltage shape is a trapezoidal
waveform. The peak gate-source voltage vGS was 11 V to drive the power switch MD
at 50% duty cycle.
High-speed transient response of the gate-source voltage vGS can be increased
by reducing the L, but this consideration can have an adverse effect on the desired







































Figure 4.14: Simulated gate current iG and gate-source voltage waveforms.
tuning process at the series resonant circuit Lr-Cr. At high frequencies, L acts a
resonant inductor (i.e., not a choke inductor) and its value is small with low energy
storage. This design choice satisfies faster response than a choke inductor. Moreover,
the Lr and Cr can be adjusted iteratively to obtain the desired characteristics. The
new gate driver proves many advantages that the topology has over conventional
designs. It provides high-speed transient response, small-valued components, and
low-voltage stress for high frequency operation.
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4.7 Experimental Verification
A PDS55003 power MOSFET (40 V, 2.5 A) from STMicroelectronics was used as
driven switch MD in the circuit. It is driven by the proposed gate drive circuit. A
MRF136 power MOSFET (65 V, 2.5 A) from Macom was used as a power switch
M in the gate driver. These transistors belong to power MOSFET family whose
members are optimized for low switching losses and high speed. All components of
the gate driver were measured using an HP4194A Impedance Analyzer. A Tektronix
TDS2004C digital oscilloscope was used to record the voltage and current waveforms.
The prototype gate driver constructed on a printed circuit board (PCB) (2-Layers,
1.25 oz copper) as shown in Fig. 4.15.
The waveforms in Fig. 4.16 and Fig. 4.17 depict the operation of the experimental
results of the gate-drive circuit. The inductor current iL supplies sufficient charge
to the transistor input capacitance Ciss of the driven transistor MD when the switch
M is off. It is clear that the inductor current rises linearly when the switch M
is on. The gate-source voltage vGS waveform, which is a trapezoidal voltage with
Figure 4.15: Photograph of the proposed gate-drive circuit PCB.
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third-harmonic content, demonstrates the operation of the gate-drive circuit. The
maximum value of vGS was measured as 10 V. The peak switch voltage is about 2.5
times larger than the input voltage. The gate current iG waveform is positive when
the slope of the gate-source voltage is positive and negative when the slope of the
gate-source voltage is negative. The waveforms were recorded for the supply voltage
VI = 4 V, the duty cycle D = 0.5, and the operating frequency fs = 20 MHz. The
theoretical results were verified experimentally using the gate-drive circuit in Fig. 4.2.
A comparison of theoretical, simulation, and experimental parameters of the proposed
gate-drive circuit is shown in Table 4.2, demonstrating a good agreement. On the
other hand, the nominal difference between experimental and the theoretical results
may be caused in part by the assumptions of the analysis that the output capacitance













Figure 4.17: Experimental waveforms of vGS and iG.
In Table 4.2 is shown that the voltage across the power MOSFET is approximately
2.5 times the input voltage at 50% duty cycle. Hence, it is necessary to select a
power transistor with a driving voltage rating that can endure this driven voltage.
To turn-on PD55003 transistor, the gate-source voltage was between 4 V to 20 V.
The inductance of the power transistors should be as low as possible so that a proper
voltage waveform can be attained at high switching frequencies. Moreover, the power
MOSFET input capacitance Ciss and the output capacitance Coss should be also as
low as possible to reduce gate-drive losses and allow high frequency operation.
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Table 4.2: Theoretical, simulated and experimental parameters of the gate driver.
Parameter Calculation Simulation Experiment
VI 4 V 4 V 4 V
L 218 nH 220 nH 220 nH
Ciss 38.4 pF 40 pF 40 pF
Cr 30 pF 30 pF 28 pF
Lr 528 nH 510 nH 512 nH
vGS 11 V 11 V 10 V
iL 0.229 A 0.232 A 0.235 A
iG 0.225 A 0.22 A 0.18 A
4.8 Conclusions
A new switched-mode ZVS gate driver, which is derived from class Φ2, has been in-
troduced. It has a low number of passive elements, low switch voltage stress, and
high flexibility of design. Based on above analysis, a 20 MHz prototype was de-
signed, simulated, built, and tested. A good agreement between the measurements
and the calculations was obtained. The transient response is very fast compared to
conventional gate drivers. The gate-source voltage waveform of the gate driver was
combined from 1st and 3rd harmonic to offer a trapezoidal waveform voltage. It
was shown that incorporating the series resonant Lr-Cr circuit allows single-switch
gate driver to operate more effectively at high frequencies. The new topology can be
utilized in applications that require high operating frequencies and fixed duty ratio,
such as class-E inverter.
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5 Class-D Resonant Gate Driver
5.1 Introduction
This chapter proposes a resonant gate-drive circuit, which is based on half-bridge
class-D amplifier under high frequency operations. The proposed gate driver can op-
erate in the power converters at several megahertz. The resonant technique has proven
to be a good choice for mitigating the power losses in gate-drive circuit [3], [4], [11].
In the proposed technique, a resonant inductor Lr is tuned to resonate with the tran-
sistor input capacitance Ciss. Due to this approach, the transistors in the gate driver
operate under resonant condition. In this chapter, the steady-state waveforms of the
proposed gate driver are analyzed in details. The main objectives of this chapter are:
(a) to propose a resonant half-bridge gate-drive circuit, (b) to explain and analyze
the operation of the proposed gate-driver circuit, (c) to derive design expressions for
the proposed circuit, (d) to analyze power losses for the gate driver , (e) to verify the
validity of the proposed technique by an experimental prototype.
5.2 Circuit Description
A resonant gate-drive circuit is introduced to drive transistors by using resonant
current, which flows through a series resonant circuit as shown in Fig. 5.1. It consists
of two switches M1, M2, and an inductor Lr. The input capacitance of the driven
power MOSFET M is Ciss, which should be charged and discharged during turn-on
and turn-off intervals, respectively. The resonant current flows through the resonant
inductor Lr, leading to charge/discharge the transistor input capacitance Ciss. The
key waveforms of the proposed gate driver are shown in Fig. 5.2. The vGS1 and vGS2
are drive signals. The iLr and iG are the currents that flow through the resonant
inductor Lr and power MOSFET gate resistance Rg, respectively. The vGS is the
gate-source voltage across the input capacitance Ciss. The MOSFETs are N-channel





















Figure 5.1: Proposed resonant gate-drive circuit.
5.3 Steady-State Analysis
Interval A [t1, t2]: In this interval, at time t1 the switch M2 is off and the switch M1
is turned-on to allow the input capacitance Ciss to be charged. The equivalent circuit
of the gate-drive circuit is shown in Fig. 5.3. During this interval, the inductor current
iLr is rising by applying voltage VI to supply the charge to the input capacitance Ciss.
Therefore, the gate-source voltage vGS ramps up and the power MOSFET M turns-
on. This interval is represented as tr, when iLr flows through the gate resistance Rg.
At the end of the interval, the input capacitance Ciss of the power MOSFET M is
fully charged. To find the gate current that charges the transistor input capacitance,































































































Figure 5.4: Gate-source voltage and gate current, when switch M1 is on and switch
M2 is off.
During the charge period, the gate current fluctuates sinusoidally and reaches to its
peak value at the end level of the gate-source voltage vGS as shown in Fig. 5.4. The






In this interval, the initial condition of the gate-source voltage is vGS(0) = 0. The







iG(t) dt = VI
[






From (5.6), the gate-source voltage vGS rises sinusoidally from zero to the peak value
VI as shown in Fig. 5.4. During the rise time tr, the gate-source voltage vGS reaches to
greater than the supply voltage VI , and its peak value depends on the quality factor
Q of the resonant circuit.
The gate resistance Rg is a damping component for the circuit and is lower than
the characteristic impedance Zo, i.e., Rg << Zo, leading to Rg ≈ 0, α = 0, and
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ωo ≈ ωd. At the rise time tr, the gate-source voltage vGS reaches the supply voltage
VI
vGS(tr) = VI , (5.7)
then
VI [1 − cos(ωotr)] = VI , (5.8)
yielding















The speed at which the MOSFET is driven typically 1% to 4% of the switching time

















Interval B [t3, t4]: This interval begins when Ciss of M is fully charged and the
energy is zero in the inductor Lr. Therefore, the inductor current iLr and the current
iG through the gate resistance are zero. During this interval, vGS is constant and
clamped to the input voltage VI as shown in Fig. 5.2 .
Interval C [t4, t5]: Fig. 5.5 shows the equivalent circuit during this interval. The
switch M1 is off and the switch M2 is turned on. At time t4, the gate-source voltage
vGS of the power switch M starts to decrease sinusoidally until time instant t5. During
this interval, the input capacitance Ciss of M is discharged through the inductor Lr.
This time duration is represented as tf for the power switch M . At the instant t5, the













Figure 5.5: Equivalent circuit when switch M1 is off and switch M2 is on.
 t (ns)
























Figure 5.6: Gate current and gate-source voltage, when switch M1 is off and switch
M2 is on.













e−α(t−t4) sin[ωd(t − t4)]. (5.15)
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e−α(t−t4) sin ωo(t − t4) = −Ime−α(t−t4) sin ωo(t − t4), (5.16)
where Im = VI/Zo is the amplitude of gate current.
Since the resonance occurs in Ciss and Lr, both the gate-source voltage vGS and
gate current iG will decrease sinusoidally. In this interval, the initial value of the gate-
source voltage is vGS(ωot4) = VI . The gate-source voltage during discharge interval
is









e−αt−t4 cos ωd(t − t4) +
α
ωd
e−αt−t4 sin ωd(t − t4)
]
.
The gate-source voltage waveform is shown in Fig. 5.6. The fall time tf = t5 − t4 of
the voltage vGS is determined by the following condition:
vGS(t4) = VI cos ωo(t5 − t4) = VI cos ωo(tf ) = 0, (5.18)
producing
















5.4 Analysis of Power Losses
According to Fig. 5.1, the power stage loss of the proposed resonant gate-drive circuit
is analyzed. In the proposed circuit, the input capacitance Ciss and the series gate re-
sistance Rg are considered as parasitic components of the power MOSFET. Moreover,
the loss analysis includes the equivalent series resistance rLr of the resonant inductor
and the on-resistance ron of the switches M1 and M2, respectively. The conduction
loss can be determined by finding first the rms current IG(rms) that flows through the































where k = fs/fd. The total conduction loss in the circuit is
PLS = I
2
G(rms)(ron + rLr + Rg) =
I2m
2
k(ron + rLr + Rg). (5.23)
The PLS is the power loss in on-states for both switches M1 and M2 as described
above. We consider PI as the input power of the gate drive-circuit. The input power
PI is based on input voltage VI and supply current II . The average input current of







sin ωdt d(ωdt) =
Im
2π
[1 − cos(ωdtr)] . (5.24)
The input power amounts to
PI = VIII =
VIIm
2π
[1 − cos(ωdtr)] =
V 2I
2πZo
[1 − cos(ωdtr)] . (5.25)
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5.5 Design Procedure
In this section, an example resonant gate-drive circuit is provided. The specifications
of the circuit are as follows: the input voltage VI = 8 V, switching frequency fs = 6.78
MHz, the duty cycle D = 0.5. The input capacitance Ciss of power MOSFET is linear,
whose value is Ciss = 126 pF. In this study, the speed of the MOSFET is selected














π × 6.78 × 106
)2
= 63 nH. (5.26)









126 × 10−12 = 22.36 Ω. (5.27)
As the slope of the gate-source voltage reaches its maximum value during the time
interval t1 and t2, the gate current reaches its peak value. Therefore, the peak value







= 0.357 A. (5.28)
In the proposed gate driver, the gate-source voltage vGS exhibits sinusoidally due
to the resonance in the circuit. From (5.6), the minimum value of the gate-source
voltage vGS is zero and the peak value was VI = 8 V. Then, the average input current
can be calculated from (5.24) and its value was II = 48 mA and the rms value of the
gate current can be obtained from (5.22), which was equal to IGrms 34 mA. According
to (5.25), the input power of the resonant gate driver was PI = 384 mW.
5.6 Simulation Results
A high-frequency resonant gate driver was designed and simulated. The simulations
were performed using the PSPICE device models of the power switches. SaberRD
software was used to simulate the resonant gate-drive circuit and observe operating
characteristics. The gate driver is tested to drive the power MOSFET M at Vdd =
10 V and resistive load RL = 50 Ω. The input voltage of the gate driver is 8 V at


























Figure 5.7: Simulated gate current and gate-source voltage waveforms of switch M .
The waveforms of the gate current iG and the gate-source voltage vGS, which
is used to drive power MOSFET M , are shown in Fig. 5.7. It can be observed
that the voltage shape is approximately square wave. The gate driver supplies the
current through the inductor Lr at each switching interval. Therefore, the gate current
provides the sufficient charge to the transistor input capacitance Ciss to turn on the
power MOSFET M . In addition, the charge is pulled from the input capacitance Ciss
by turning off operation. From the gate current waveform, it can be seen that due
to a small gate charge value and small output capacitance of the power MOSFET,
the dv/dt is high at turn-on and turn-off transitions.
In Fig. 5.8, the duty cycle of the switch M is 0.5, the two signals are gate-source
voltage vGS and drain-source voltage vDS of the switch M . Significant high stray
inductance causes oscillations in the switch voltage waveform at high frequencies. On
the other hand, the drain-source voltage has quick turn-on transition time. It means
that high speed switching and resonant operating have been achieved. In the same
figure, a transition time of 5.9 ns was recorded for the drain-source voltage waveform.
The characteristics of the proposed gate-drive circuit are as follows:















Figure 5.8: Waveforms of drain-source and gate-source voltages of switch M .
switches.
• The gate driver can be utilized for high-frequency power converters.
• Small size energy store components are used in the circuit. The size of Lr is
few tens nH. Thus, the loss related to the magnet can be ignored.
5.7 Experimental Verifications
In order to verify the feasibility of the proposed gate driver and corresponding design
method, a 6.78 MHz experimental prototype was constructed. It is important to
select a MOSFET with low input and output capacitances to allow high switching
frequencies to be attained. Moreover, the parasitic inductance of MOSFET should
be as low as possible, because high inductance would prevent the desired switching
frequency to be realized. The MOSFET AFT05MS003N was used in the high side
and low side of the half-bridge. The MOSFET SSM3K336R was chosen as driven
transistor in the gate driver. The resistor RL was connected to the drain-source of
the power MOSFET M with power supply Vdd. The power MOSFET M is driven by
the gate-source voltage vGS, which is obtained from the proposed resonant gate-drive
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Figure 5.9: Gate-source voltage vGS and gate current iG of switch M .
circuit.
From Fig. 5.9, it can be observed that the vGS is a rectangular waveform at
switching-frequency fs = 6.78 MHz, VI = 8 V, and duty cycle D = 0.4. Due to
reverse body diode, there is some ripple in the waveform when the switch M turns-
off. In the same figure, the gate current iG supplies the charge to the transistor
input capacitance Ciss during turning on and off. Based on design considerations
in Section 5.2, the design parameters of the circuit are provided in Table 5.1.
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Ciss = 126 pF, Coss = 26 pF, Crss = 8 pF
Vds = 30 V, VGS = 20 V, Ids = 3 A
Qg = 1.7 nC, rDS = 0.095 Ω
M1, M2
AFT05MS003N
Ciss = 38.5 pF, Coss = 23.2 pF, Crss = 1.1 pF
Vds = 12.5 V, VGS = 12 V, Ids = 2 A





A new resonant gate-drive circuit has introduced. The gate driver uses resonance
technique for power MOSFETs in enhancement-mode process. Compared with con-
ventional gate drivers, the proposed circuit has fast response at different duty cycles.
The circuit is capable to operate over a wide range of switching frequencies. The
proposed gate driver was implemented in resistive load operating at 6.78 MHz. The
results from the analytical model, SaberRD simulation, and experimental scheme has
confirmed the concept and the operation of the gate-drive circuit.
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6 High-Frequency Inductor Analysis
6.1 Introduction
Magnetic components are widely employed in many electronic circuits. Air-core in-
ductors are most common choice in variety of applications, such as high-frequency
(HF) switched-mode power supplies, communications systems, and wireless power
charging [44], [47]. An appropriate model for the air-core inductor is presented to
represent the inductor behavior operating at high frequencies. Moreover, a detailed
design methodology is presented to predict the dc and ac characteristic of the air-core
inductor. The analysis includes an expression to estimate the power loss in the air-
core inductor. A design example of air-core inductor is given for switch-mode power
gate driver operating at high frequencies.
6.2 Analysis of Air-Core Inductor
Air-core inductor is an integral part of many resonant inverters and filter circuits
for high frequency applications. When the frequency increases, the current flows in a
narrow skin on the conductor and its resistance increases [48]. Therefore, the winding
power loss is a significant contributor to the overall power loss in the resonant gate
driver. In this chapter, the behavior of air-core inductor versus high-frequency and
ac/dc characteristics are introduced.
6.2.1 Inductance
The photo and invisible components of the air-core inductor is shown in Fig. 6.1.





















lc is the length of the core, Rc is the radius of the core, Ac = πR
2
c is core cross-sectional
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Figure 6.1: Single-layer air-core inductor. (a) Coilcraft air-core inductor. (b) Invisible





Figure 6.2: Two adjacent round turns of single-layer solenoid inductor with turn
separation.
6.2.2 Capacitance
The two adjacent round turns of single-layer solenoid with turn separation is shown
in Fig. 6.2. In the figure, do and di are the outer and inner diameters of the round
winding wire, s is the fixed air space at the outer surfaces, and t is the thickness of
the wire insulation coating. For a single-layer inductor, the turn-to-turn capacitance





























In (6.3), Dt is the effective coil diameter of one turn, ǫ0 is the permittivity of free space,
ǫr is the relative permittivity, and p is the winding pitch. For the outer diameter do
and the core diameter Dc of one turn, the effective coil diameter is Dt = Dc + do.
The pitch length can be expressed as
p =
lc
N − 1 . (6.4)
The total self-capacitance C is
C =
Ctt
N − 1 . (6.5)








6.2.3 Winding AC Resistance
The air-core inductor can be modeled by the lumped parameter equivalent circuit as







Figure 6.3: High-frequency inductor model. (a) Lumped parameter equivalent circuit.













 A X: 3.179
Y: 2.543
Figure 6.4: FR and A as functions of di/δ.
ac resistance Rs, and the total equivalent reactance Xs can be considered practically
dependent of switching frequency fs. The inductor L and the total capacitance C are
considered independent of the switching frequency. If the air-core inductor winding






















where lw is total length of the winding, lT is the average length per turn of winding,
and di is the wire inner diameter. The ac resistance factor FR is the ratio of the






sinh (2A) + sin (2A)
cosh (2A) − cos (2A)
]
, (6.8)
where A is relative winding wire inner diameter, which depends on the winding geom-
etry and it is unitless quantity. Fig. 6.4 shows the FR and A functions with respect
to di/δ. It is clear that the FR and A functions get closer and equal when di/δ ≥ 3.2.
The ratio FR can be approximated according to the following equation:






























Figure 6.5: FR and A as functions of frequency fs.










At switching frequency fs, the winding wire skin depth of the air-core inductor, which






At high frequencies, the ratio FR becomes equal to the relative winding wire diameter
A as shown in Fig. 6.5. It can be observed that the FR and A have the same value
104 kHz when the switching frequency fs is greater than 100 kHz. The ac series
winding resistance Rw is given by














The equivalent series resistance Rs is [50]
Rs =
Rw
























Figure 6.6: The ac resistance Rw and equivalent series resistance Rs as a function of
frequency fs.
The ac resistance Rw and equivalent series resistance Rs are shown in Fig. 6.6. The
Rw and Rs are diverged when the frequency is greater than 132 MHz. The ratio of
the divergent frequency fb1 = 132 MHz and self-resonant frequency fr = 2 GHz of







The ac resistance Rw with respect to the frequency is shown in Fig. 6.7. The re-
sistance Rw increases from 0.065 Ω to 0.365 Ω, as the frequency increases from 1 MHz
to 30 MHz. The equivalent series resistance Rs with respect to switching frequency
fs is shown in Fig. 6.8. It can be noticed that resistance Rs increases with respect
to the frequency f . Its value is 0.2818 Ω at frequency 20 MHz. Small differences are
observed of calculated and directly measured values of the ac resistance Rw and the
equivalent series resistance Rs. It can be different from the inductor’s material and
the accuracy of the impedance analyzer. We considered in our calculation that the












































Figure 6.8: Equivalent series resistance Rs as a function of frequency fs.
The equivalent series reactance Xs is [50]
Xs = ωL
1 − ω2LC − CR2w/L





























Figure 6.9: The equivalent series reactance Xs and inductor reactance XL as a func-


























Figure 6.10: The equivalent series reactance Xs and inductor reactance XL as a
function of frequency fs.
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The reactance of the air-core inductor is
XL = 2πωL. (6.16)
Fig. 6.9 shows the equivalent series reactance Xs and the reactance of the air-core
inductor XL. The impedance of the air-core inductor is given by
Zs = Rs + jXs. (6.17)
The equivalent series reactance Xs and the reactance XL in the frequency range of
10 MHz to 1 GHz are shown in Fig. 6.10. When the frequency is 202 MHz, the
divergence is occurred at 286 Ω. The ratio of the divergent frequency fb2 = 202 MHz






















Figure 6.11: Quality factor as a function of frequency fs.
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Table 6.1: Characteristic of the air-core inductor (All dimensions in mm).
Air-core inductor characteristics
Part number L 2222SQ-221 Radius of the core Rc 2.145
Material Copper Length of the core lc 9
Number of turns N 12 Outer diameter do 0.65
Quality factor 20 MHz 120 Inner diameter di 0.6
6.2.4 Quality Factor

























The calculated and measured values of the quality factor is shown in Fig. 6.11. It
can be observed for frequencies up to 20 MHZ, the air-cor inductor has high quality
factor, realizes a more efficient passive component. The physical characteristic of the
air-core inductor is shown in Table 6.1
6.3 Winding Power Loss
To determine the power loss of the air-core inductor, the ac resistance Rw can be
obtained in three different ways:








The power loss PL in the air-cor inductor can be found by the rms current
IL(rms) of the inductor and the ac resistance Rw
PL = I
2














3. By using impedance analyzer, the ac resistance Rw is calculated by measuring









6.4 Design of Air-Core Inductor
In this section, a step-by-step solution is presented to deign the air-core inductor
at high frequency. The air-core inductor is a part of the proposed gate driver as


















) = 219 nH. (6.26)






















































 = 0.319 pF.
The following parameters are calculated as
di = do − 0.05 = 0.65 − 0.05 = 0.6 mm, (6.28)
p =
lc
N − 1 =
10
12 − 1 = 0.909 mm, (6.29)
s = p − do = 0.909 − 0.65 = 0.259 mm, (6.30)
Dc = B − 2do = 5.59 − 2 × 0.65 = 4.29 mm, (6.31)
and
Dt = Dc + do = 4.29 + 0.65 = 4.94 mm. (6.32)




N − 1 =
0.319
12 − 1 = 0.029 pF. (6.33)
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219 × 10−9 × 0.029 × 10−12
= 1.998 GHz. (6.34)





4 × 1.724 × 10−8 × 12 × 2π × 2.145
π × 0.62 = 9.86 mΩ. (6.35)















= 0.01478 mm. (6.36)




= 0.705 × 0.6
0.01478
= 28.63. (6.37)
The ratio of ac-to-dc resistance is approximated as
FR ≈ A = 28.63. (6.38)











12 × 2π × 2.145
0.6
√
π × 4π × 10−7 × 1.724 × 10−8 × 20 × 106 = 0.282 Ω.
The equivalent series resistance Rs can be calculated as
Rs =
Rw




(1 − 125.62 × 219 × 0.029 × 10−9)2 + (125.6 × 0.029 × 10−6 × 0.282)2
= 0.282 Ω.
Also, equivalent series reactance is
Xs = ωL
1 − ω2LC − CR2w/L
(1 − ω2LC)2 + (ωCRw)2
(6.41)
= 27.5
1 − 125.62 × 219 × 0.029 × 10−9 − 37.07 × 10−9
(1 − 125.62 × 219 × 0.029 × 10−9)2 + (125.6 × 0.029 × 10−6 × 0.28)2
= 28.2 Ω.
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The impedance of the air-core inductor is
Zs = Rs + jXs = 0.282 + j28.2. (6.42)














2 × 0.6 × 219 × 10−9 × (20 × 106) 12
2 × 0.705 × 12 × 2 × π × 2.145
√
4π × 10−7 × 1.724 × 10−8
= 87.
(6.43)
The power loss PL in the air-cor inductor can be calculated by the rms current




2 × 0.282 = 4.943 mW. (6.44)





2π × 20 × 106 × 219 × 10−9
120
= 0.228 Ω. (6.45)




2 × 0.228 = 4 mW. (6.46)





2π × 20 × 106 × 219 × 10−9
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= 0.283 Ω. (6.47)




2 × 0.283 = 4.96 mW. (6.48)
6.5 Conclusions
An analytical approach of air-cor inductor as a function of frequency has been pre-
sented. The model allows to investigate the behavior of the air-core inductor at high
frequencies. The dc and ac characteristics for the air-core inductor has been evalu-
ated. For high frequencies, the air-core inductor is preferred because its quality factor
is high. The ac power loss is significantly higher than dc power loss. Thus, the dc
winding loss can be neglected in the air-core inductor. The power loss in the air-core
inductor is carried out in terms of ac resistance and quality factor as a function of
frequency.
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7 Conclusions and Future Work
7.1 Summary
The following topics have been discussed in this dissertation. The main characteris-
tics for Chapter 3 high-frequency single-switch gate driver, Chapter 4 high-frequency
single-switch ZVS gate driver based on a class Φ2 resonant inverter, and Chapter 5
class-D resonant gate driver are:
1. The steady-state waveforms have been analyzed.
2. The expressions for the gate-source voltage and gate current waveforms have
been derived.
3. The expressions for the power losses have been derived.
4. The gate drivers are simulated on SaberRD. The design procedure for each
gate-drive circuit is presented.
5. The performance of new topologies is also demonstrated via experimental re-
sults.
For Chapter 6 high-frequency inductor analysis, the main features are:
1. An appropriate model for the air-core inductor is introduced to represent the
inductor behavior operating at high frequencies.
2. A detailed design methodology is presented to predict the dc and ac character-
istic of the air-core inductor.
3. An expression to estimate the power loss in the inductor is introduced.
4. A design example of the air-core inductor is given for switch-mode power gate
driver operating at high frequencies.
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7.2 Conclusions
1. New resonant gate drivers have been introduced.
2. They have low component count and low complexity.
3. The turn-on and turn-off transitions of the driven switches were fast.
4. The proposed circuits were analyzed, designed, simulated, and tested.
5. Lower losses of the gate driver qualify the circuit to operate over a wide range
of switching frequencies.
6. The results from the analytical expressions and SaberRD simulations have con-
firmed the concept and the operation of the gate-drive circuits.
7. The experimental results of the proposed gate-drive circuits are in a good agree-
ment with the the theoretical results.
8. The proposed gate drivers are suitable for telecom and RF applications that
operate in the switching-mode from a few MHz to tens of MHz.
7.3 Contributions
The main contributions in this dissertation are:
• New resonant gate drivers have been introduced.
• Detailed analysis of the proposed gate drivers has been performed.
• Expressions for steady-state waveforms and the component values of the pro-
posed gate-drive circuits were derived.
• Expressions for power loss analysis of the gate driver circuits were introduced.
• The theoretical analysis of the gate-drive circuits was validated by simulation
results.
• The presented analytical approach of the gate-drive circuits was tested by ex-
perimental results.
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• The behavior of air-core inductor versus high-frequency and ac-dc characteris-
tics was investigated.
7.4 Future Work
To improve the performance of gate drivers, some aspects can be included in the
future:
1. Semiconductor
Today, semiconductors, especially MOSFETs, are used in low frequency con-
verters. Gate charge and on-resistance are two important design parameters
that need to be optimized to achieve high performance in the gate driver. Gal-
lium Nitride is used widely in power converters because it has high electron
mobility enabling the switch to make quick transitions. Therefore, GaN can be
used in the gate-drive circuit to perform a significant improvement.
2. Non-Linearity
Analysis of nonlinear behavior of parasitic capacitances in power MOSFETs is
important. Detailed analysis of nonlinear parasitic capacitance achieves high
accurate design.
3. Thermal Management
Thermal management is a big challenge when the circuit operates at high switch-
ing frequencies. Further efficiency improvement can be achieved when thermal
management is considered. Thus, getting heat away is important, such as heat
sink and new technologies that can be utilized in the gate drivers.
4. Integration
Integrating gate-drive circuit with the converter makes the converter low noise,
more performance, and high reliability.
5. Electromagnetic Interference (EMI)
Since high-frequency inductors are used in the gate-drive circuits, it is necessary
to study the effect of EMI on the performance of the circuits.
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Appendix
This appendix contains the PSPICE library files which are used in MOSFET modeling
of the resonant gate drivers. Each file is referred to as class.lib in the simulation.
1. VRF148A
*********************************************
*SRC=VRF148;VRF148;MOSFETs N;Enh;170V 6.0A 1.20ohms PPG Microsemi RF
MOSFET
*SYM=POWMOSN * 10-15-09 Rev A GJK PPG Microsemi
.SUBCKT VRF148 10 20 30
* TERMINALS: D G S
M1 1 2 3 3 DMOS L=1U W=1U
LD 10 11 .5n
RD 11 1 1.2
LG 20 19 .88n
RG 19 2 .3
D1 5 1 DGD
D2 5 2 DGD
CGS 2 3 160p
DSD 3 1 DSUB
RS 29 3 2.25m
LS 30 29 .63n
.MODEL DMOS NMOS(LEVEL=3 VMAX=1.04Meg THETA=100.0m ETA=5.00m
VTO=2.90 KP=3.2)
.MODEL DSUB D (IS=99.6n N=1.50 RS=10.4m BV=170 CJO=228p VJ=0.800
M=0.420 TT=300n)





*SRC=MRF136;MRF136;MOSFETs N;RF;28V 500mA Power
*SYM=POWMOSN
* MOTOROLA MRF136 28 V 500 MA
* RF POWER MOSFET
.SUBCKT MRF136 1 2 3
LD 1 9 0.010E-9
98
LG 2 7 1.009E-9
LS 3 8 0.921E-9
CC 4 3 13.95E-12
CF 7 9 0.123E-12
RD 4 9 0.08
RG 6 7 0.67
RS 5 8 0.70
DB 5 4 DDB
M1 4 6 5 5 N99 W=1.6 L=0.625
.MODEL N99 NMOS ( KP=0.13E+00 LAMBDA=0.50E-01 PB=0.75 VTO=0.242E+01
+ PHI=0.65 MJ=0.5 IS=0.375E-15 CGDO=3.12E-12 CGSO=35.64E-12 )
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